

NDC7003P


Dual P-Channel PowerTrench® MOSFET


General Description

These dual P-Channel Enhancement Mode Power Field Effect Transistors are produced using Fairchild's proprietary Trench Technology. This very high density process has been designed to minimize on-state resistance, provide rugged and reliable performance and fast switching. This product is particularly suited to low voltage applications requiring a low current high side switch.

Features

- -0.34A, -60 V. $R_{DS(ON)} = 5 \Omega @ V_{GS} = -10 V$ $R_{DS(ON)} = 7 \Omega @ V_{GS} = -4.5 V$
- · Low gate charge
- · Fast switching speed
- High performance trench technology for low RDS(ON)
- SuperSOTTM -6 package: small footprint (72% smaller than standard SO-8); low profile (1mm thick)





Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V _{DSS}	Drain-Source Voltage		-60	V
V_{GSS}	Gate-Source Voltage		±20	V
I _D	Drain Current - Continuous	(Note 1a)	-0.34	А
	- Pulsed	-	-1	
P _D	Power Dissipation for Single Operation	(Note 1a)	0.96	W
		(Note 1b)	0.9	
		(Note 1c)	0.7	
T _J , T _{STG}	Operating and Storage Junction Temperature Range		-55 to +150	°C

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	130	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	60]

Package Marking and Ordering Information

Device Marking Device		Reel Size	Tape width	Quantity	
.03P	NDC7003P	7"	8mm	3000 units	

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	racteristics			l		
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \qquad I_{D} = -250 \mu\text{A}$	-60			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D = -250 \mu\text{A}$, Referenced to 25°C		– 57		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -48 \text{ V}, V_{GS} = 0 \text{ V}$			-1	μΑ
I _{GSS}	Gate-Body Leakage,	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			±100	nA
On Cha	racteristics (Note 2)					
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu\text{A}$	-1	-1.9	-3.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	I_D = -250 μ A, Referenced to 25°C		3.2		mV/°C
$R_{\text{DS(on)}}$	Static Drain–Source On–Resistance	$\begin{split} &V_{GS} = -10 \ V, & I_D = -0.34 \ A \\ &V_{GS} = -4.5 \ V, & I_D = -0.25 \ A \\ &V_{GS} = -10 \ V, I_D = -0.34 \ A, \ T_J = 125^{\circ}C \end{split}$		1.2 1.5 1.9	5 7.5 10	Ω
I _{D(on)}	On-State Drain Current	$V_{GS} = -10 \text{ V}$ $V_{DS} = -10 \text{ V}$	-1			Α
g FS	Forward Transconductance	$V_{DS} = -10 \text{ V}, \qquad I_{D} = -0.34 \text{ A}$		700		mS
Dynami	c Characteristics					
C _{iss}	Input Capacitance	$V_{DS} = -25 \text{ V}, \qquad V_{GS} = 0 \text{ V},$		66		pF
C _{oss}	Output Capacitance	f = 1.0 MHz		13		pF
C _{rss}	Reverse Transfer Capacitance			6		pF
R_{G}	Gate Resistance	$V_{GS} = 15 \text{mV}, \qquad f = 1.0 \text{ MHz}$		11.2		Ω
Switchi	ng Characteristics (Note 2)					
t _{d(on)}	Turn-On Delay Time	$V_{DD} = -25 \text{ V}, \qquad I_{D} = -1 \text{ A},$		3.2	6.4	ns
t _r	Turn-On Rise Time	$V_{GS} = -10 \text{ V}, \qquad R_{GEN} = 6 \Omega$		10	20	ns
t _{d(off)}	Turn-Off Delay Time			8	16	ns
t _f	Turn–Off Fall Time			1	2	ns
Q_g	Total Gate Charge	$V_{DS} = -25 \text{ V}, \qquad I_{D} = -0.34 \text{ A},$		1.6	2.2	nC
Q_{gs}	Gate-Source Charge	$V_{GS} = -10 \text{ V}$		0.3		nC
Q_{gd}	Gate-Drain Charge			0.3		nC
Drain-S	Source Diode Characteristics	and Maximum Ratings				
I _S	Maximum Continuous Drain-Sourc				-0.34	Α
V _{SD}	Drain-Source Diode Forward	$V_{GS} = 0 \text{ V}, \qquad I_S = -0.34 \text{ A(Note 2)}$		-0.8	-1.4	V

Notes

1. $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



a) 130 °C/W when mounted on a 0.125 in² pad of 2 oz. copper.



b) 140°C/W when mounted on a .005 in² pad of 2 oz copper



c) 180°C/W when mounted on a minimum pad.

Scale 1:1 on letter size paper

2. Pulse Test: Pulse Width < 300μ s, Duty Cycle < 2.0%

NDC7003P Rev B(W)

Typical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics







Figure 7. Gate Charge Characteristics.



0.01

0.001




Figure 9. Maximum Safe Operating Area.



t₁, TIME (sec)

0.1

SINGLE PULSE $R_{\theta JA} = 180^{\circ}\text{C/W}$ $T_A = 25^{\circ}\text{C}$

10




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient themal response will change depending on the circuit board design.

NDC7003P Rev B(W)

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

FAST ® SILENT SWITCHER® UHC™ ACEx™ MICROWIRE™ SMART START™ UltraFET® FASTr™ Bottomless™ OPTOLOGIC® $\mathsf{CoolFET^{\mathsf{TM}}}$ SPM™ **VCX**TM FRFET™ OPTOPLANAR™ GlobalOptoisolator™ STAR*POWER™ CROSSVOLT™ PACMAN™ DenseTrench™ GTO™ РОР™ Stealth™ SuperSOT™-3 DOME™ HiSeC™ Power247™ I²CTM SuperSOT™-6 EcoSPARK™ PowerTrench ® SuperSOT™-8 E²CMOSTM ISOPLANAR™ QFET™ QS™ SyncFET™ EnSigna™ LittleFET™ TinyLogic™ FACT™ MicroFET™ QT Optoelectronics™ TruTranslation™ FACT Quiet Series™ MicroPak™ Quiet Series™

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition		
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary First Production		This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.		
No Identification Needed Full Production		This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.		
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.		

Rev. H5