

Contents

Contents, continued

Baseband Sound Processor

Release Notes: The hardware description in this document is valid for the BSP 3505D version A2.

1. Introduction

The **BSP 3505D** is designed as a single-chip Baseband Sound Processor for applications in analog and digital TV sets, video recorders, and satellite receivers.

The IC is produced in submicron CMOS technology, and is fully pin and software compatible to the MSP 34xx family. The BSP 3505D is available in a PLCC68, PSDIP64, PSDIP52, PQFP80, and in a PQFP44 package.

Note: The BSP 3505D version has reduced control registers and less functional pins. The remaining registers are software compatible to the MSP 34xxD. The pinning is compatible to the MSP 34xxD.

1.1. BSP 3505D Integrated Functions

- Stereo baseband input via integrated A/D converters
- Two stereo D/A converters
- AVC: Automatic Volume Correction
- Bass, treble, volume, loudness processing
- Full SCART in/out matrix without restrictions
- spatial effect (pseudostereo / basewidth enlargement)
- Digital control output pins D_CTR_OUT0/1
- Reduction of necessary controlling
- Less external components

1.2. Features of the DSP-Section

- flexible selection of audio sources to be processed
- digital baseband processing: volume, bass, treble, loudness, and spatial effects
- simple controlling of volume, bass, treble, loudness, and spatial effects

1.3. Features of the Analog Section

- two selectable analog stereo audio baseband inputs (= two SCART inputs) input level: ≤2 V RMS, input impedance: ≥25 kΩ
- one selectable analog mono input: input level: ≤2 V RMS, input impedance: ≥15 kΩ
- stereo high-quality A/D converter, S/N-Ratio: ≥85 dB
- 20 Hz to 20 kHz bandwidth for SCART-to-SCARTcopy facilities
- loudspeaker: stereo four-fold oversampled D/A-converter output level per channel: max. 1.4 VRMS

output resistance: max. 5 kΩ S/N-ratio: ≥85 dB at maximum volume max. noise voltage in mute mode: ≤10 µV (BW: 20 Hz ...16 kHz)

– stereo four-fold oversampled D/A converter supplying a stereo SCART-output output level per channel: max. 2 V RMS, output resistance: max. 0.5 kΩ, S/N-Ratio: ≥85 dB (20 Hz...16 kHz)

Fig. 1–1: Typical BSP 3505D application

2. Architecture of the BSP 3505D

Fig. 2–2 shows a simplified block diagram of the IC. Its architecture is split into two main functional blocks:

- 1. DSP (digital signal processing) section performing audio baseband processing
- 2. analog section containing two A/D-converters, four D/A-converters, and SCART-switching facilities.

2.1. Analog Section and SCART Switching Facilities

The analog input and output sections include full matrix switching facilities, which are shown in Fig. 2–1.

The switches are controlled by the ACB bits defined in the audio processing interface (see section 4. Programming the BSP 3505D).

2.1.1. Standby Mode

If the BSP 3505D is switched off by first pulling STAND-BYQ low, and then disconnecting the 5 V, but keeping the 8 V power supply (**'Standby'-mode**), the switches S1 and S2 (see Fig. 2–1) maintain their position and function. This facilitates the copying from selected SCART-inputs to SCART-output in the TV-set's standby mode.

In case of power-on start or starting from standby, the IC switches automatically to the default configuration, shown in Fig. 2–1. This action takes place after the first ²C transmission into the DSP part. By transmitting the ACB register first, the individual default setting mode of the TV set can be defined.

Fig. 2–1: SCART-Switching Facilities (see 4.4.12.) positions show the default configuration after Power On Reset.

Note: SCART_OUT is undefined after RESET!

Fig. 2–2: Architecture of the BSP 3505D

2.2. BSP 3505D Audio Baseband Processing

All audio baseband functions are performed by digital signal processing (DSP). The DSP functions are grouped into three processing parts: input preprocessing, channel source selection, and channel postprocessing (see Fig. 2–3).

The input preprocessing is intended to form a standardized signal level.

All input and output signals can be processed simultaneously.

2.3. Clock and Crystal Specifications

Remark on using the crystal: External capacitors at each crystal pin to ground are required. The higher the capacitors, the lower the clock frequency results.

The nominal free running frequency should match the center of the tolerance range between 18.433 and 18.431 MHz as closely as possible.

2.4. Digital Control Output Pins

The static level of two output pins of the BSP 3505D (D_CTR_OUT0/1) is switchable between HIGH and LOW by means of the I²C-bus. This enables the controlling of external hardware controlled switches or other devices via I²C-bus (see section 4.4.11.)

Fig. 2–3: Audio Baseband Processing (DSP-Firmware)

3. I2C Bus Interface: Device and Subaddresses

As a slave receiver, the BSP 3505D can be controlled via ²C bus. Access to internal memory locations is achieved by subaddressing. The DSP processor part has its own subaddressing register bank.

In order to allow for more BSP or MSP ICs to be connected to the control bus, an ADR_SEL pin has been implemented. With ADR_SEL pulled to high, low, or left open, the BSP 3505D responds to changed device addresses. Thus, three identical devices can be selected.

By means of the RESET bit in the CONTROL register, all devices with the same device address are reset.

The IC is selected by asserting a special device address in the address part of an I^2C transmission. A device address pair is defined as a write address (80, 84, or 88_{hex}) and a read address (81, 85, or 89_{hex}). Writing is done by sending the device write address first, followed by the subaddress byte, two address bytes, and two data bytes. Reading is done by sending the device write address, followed by the subaddress byte and two address bytes. Without sending a stop condition, reading of the addressed data is completed by sending the device read address (81, 85, or 89_{hex}) and reading two bytes of data.

Refer to Fig. 3–1: I²C Bus Protocol and section 3.2. Proposal for BSP 3505D I²C Telegrams.

Due to the internal architecture of the BSP 3505D the IC cannot react immediately to an I^2C request. The typical response time is about 0.3 ms for the DSP processor part. If the receiver (BSP) can't receive another complete byte of data until it has performed some other function; for example, servicing an internal interrupt, it can hold the clock line I²C_CL LOW to force the transmitter into a wait state. The positions within a transmission where this may happen are indicated by 'Wait' in section 3.1. The maximum Wait-period of the BSP during normal operation mode is less than 1 ms.

I 2C-Bus conditions caused by BSP hardware problems: In case of any internal error, the BSPs wait-period is extended to 1.8 ms. Afterwards, the BSP does not acknowledge (NAK) the device address. The data line will be left HIGH by the BSP and the clock line will be released. The master can then generate a STOP condition to abort the transfer.

By means of NAK, the master is able to recognize the error state and to reset the IC via I2C-Bus. While transmitting the reset protocol (s. 5.2.4.) to 'CONTROL', the master must ignore the not acknowledge bits (NAK) of the BSP.

A general timing diagram of the I^2C Bus is shown in Fig. 3–2.

Table 3–2: I 2C Bus Subaddresses

Name	Binary Value	Hex Value	Mode	Function
CONTROL	0000 0000	00	Write	software reset
TEST	0000 0001	01	Write	only for internal use
WR_DSP	0001 0010	12	Write	write address DSP
RD_DSP	0001 0011	13	Write	read address DSP

Table 3-3: Control Register (Subaddress: 00_{hex})

3.1. Protocol Description

Write to DSP

Read from DSP

Write to Control or Test Registers

Note: S = I²C-Bus Start Condition from master

 $P =$ I²C-Bus Stop Condition from master

- ACK = Acknowledge-Bit: LOW on I2C_DA from slave (=BSP, gray) or master (=CCU, hatched)
- NAK = Not Acknowledge-Bit: HIGH on I²C_DA from master (=CCU, hatched) to indicate 'End of Read' or from BSP indicating internal error state
- Wait = 1^2C -Clock line held low by the slave (=BSP) while interrupt is serviced (<1.8 ms)

Fig. 3–1: I 2C bus protocol (MSB first; data must be stable while clock is high)

(Data: MSB first)

Fig. 3–2: I 2C bus timing diagram

3.2. Proposal for BSP 3505D I2C Telegrams

3.2.1. Symbols

- daw write device address
dar read device address
- read device address
- < Start Condition
- > Stop Condition
- aa Address Byte
- dd Data Byte

3.2.2. Write Telegrams

<daw 00 d0 00> write to CONTROL register <daw 12 aa aa dd dd>

3.2.3. Read Telegrams

<daw 13 aa aa <dar dd dd> read data from DSP

3.2.4. Examples

3.3. Start Up Sequence: Power Up and I2C-Controlling

After power on or RESET (see Fig. 3–3), the IC is in an inactive state. The CCU has to transmit the required coefficient set for a given operation via the I²C bus. Initialization must start with the MODE Register.

The reset pin should not be >0.45*DVSUP (see recommended conditions) before the 5 Volt digital power supply (DVSUP) and the analog power supply (AVSUP) are >4.75 Volt **AND** the BSP clock is running. (Delay: 0.5 ms typ, 2 ms max)

This means, if the reset low–high edge starts with a delay of 2 ms after DVSUP and AVSUP >4,75 Volt, even under worst case conditions, the reset is ok.

Note: The reset should not reach high level before the oscillator has started. This requires a reset delay of >2 ms

4. Programming the BSP 3505D

4.1. Register 'MODE_REG'

The register 'MODE_REG' contains the control bits determining the operation mode of the BSP 3505D; Table 4–1 explains all bit positions.

Table 4–1: Control word 'MODE_REG': All bits are "0" after power-on-reset

4.2. DSP Write Registers: Table and Addresses

Table 4-2: DSP Write Registers; Subaddress: 12_{hex}; if necessary these registers are readable as well.

4.3. DSP Read Registers: Table and Addresses

Table 4-3: DSP Read Registers; Subaddress: 13_{hex}

4.4. DSP Write Registers: Functions and Values

Write registers are 16 bit wide, whereby the MSB is denoted bit [15]. Transmissions via I2C bus have to take place in 16-bit words. Some of the defined 16-bit words are divided into low [7..0] and high [15..8] byte, or in an other manner, thus holding two different control entities. All write registers are readable. Unused parts of the 16-bit registers must be zero. Addresses not given in this table must not be written at any time!

 -114 dB \vert 0000 0001 0000 010_{hex} Mute | 0000 0000 0000 000_{hex} RESET Fast Mute | 1111 1111 1110 FFE_{hex}

4.4.1. Volume Loudspeaker Channel

The highest given positive 8-bit number $(7F_{hex})$ yields in a maximum possible gain of 12 dB. Decreasing the volume register by 1 LSB decreases the volume by 1 dB. Volume settings lower than the given minimum mute the output. With large scale input signals, positive volume settings may lead to signal clipping.

The BSP 3505D loudspeaker volume function is divided up in a digital and an analog section.

With Fast Mute, volume is reduced to mute position by digital volume only. Analog volume is not changed. This reduces any audible DC plops. Going back from Fast Mute should be done to the volume step before Fast Mute was activated.

If the clipping mode is set to "Reduce Volume", the following clipping procedure is used: To prevent severe clipping effects with bass or treble boosts, the internal volume is automatically limited to a level where, in combination with either bass or treble setting, the amplification does not exceed 12 dB.

If the clipping mode is "Reduce Tone Control", the bass or treble value is reduced if amplification exceeds 12 dB.

If the clipping mode is "Compromise Mode", the bass or treble value and volume are reduced half and half if amplification exceeds 12 dB.

4.4.2. Balance Loudspeaker Channel

Positive balance settings reduce the left channel without affecting the right channel; negative settings reduce the right channel leaving the left channel unaffected. In linear mode, a step by 1 LSB decreases or increases the balance by about 0.8% (exact figure: 100/127). In logarithmic mode, a step by 1 LSB decreases or increases the balance by 1 dB.

4.4.3. Bass Loudspeaker Channel

With positive bass settings, internal overflow may occur even with overall volume less than 0 dB. This will lead to a clipped output signal. Therefore, it is not recommended to set bass to a value that, in conjunction with volume, would result in an overall positive gain.

4.4.4. Treble Loudspeaker Channel

With positive treble settings, internal overflow may occur even with overall volume less than 0 dB. This will lead to a clipped output signal. Therefore, it is not recommended to set treble to a value that, in conjunction with volume, would result in an overall positive gain.

4.4.5. Loudness Loudspeaker Channel

Loudness increases the volume of low and high frequency signals, while keeping the amplitude of the 1 kHz reference frequency constant. The intended loudness has to be set according to the actual volume setting. Because loudness introduces gain, it is not recommended to set loudness to a value that, in conjunction with volume, would result in an overall positive gain.

By means of 'Mode Loudness', the corner frequency for bass amplification can be set to two different values. In Super Bass mode, the corner frequency is shifted up. The point of constant volume is shifted from 1 kHz to 2 kHz.

4.4.6. Spatial Effects Loudspeaker Channel

There are several spatial effect modes available:

Mode A (low byte = 00_{hex}) is compatible to the formerly used spatial effect. Here, the kind of spatial effect depends on the source mode. If the incoming signal is in mono mode, Pseudo Stereo Effect is active; for stereo signals, Pseudo Stereo Effect and Stereo Basewidth Enlargement is effective. The strength of the effect is controllable by the upper byte. A negative value reduces the stereo image. A rather strong spatial effect is recommended for small TV sets where loudspeaker spacing is rather close. For large screen TV sets, a more moderate spatial effect is recommended. In mode A, even in case of stereo input signals, Pseudo Stereo Effect is active, which reduces the center image.

In Mode B, only Stereo Basewidth Enlargement is effective. For mono input signals, the Pseudo Stereo Effect has to be switched on.

It is worth mentioning, that all spatial effects affect amplitude and phase response. With the lower 4 bits, the frequency response can be customized. A value of 0000_{bin} yields a flat response for center signals $(L = R)$ but a high pass function of L or R only signals. A value of 0110_{bin} has a flat response for L or R only signals but a lowpass function for center signals. By using 1000_{bin} , the frequency response is automatically adapted to the sound material by choosing an optimal high pass gain.

4.4.7. Volume SCART1

4.4.8. Channel Source Modes

4.4.9. Channel Matrix Modes

4.4.10. SCART Prescale

4.4.11. Definition of Digital Control Output Pins

4.4.12. Definition of SCART-Switching Facilities

Note: If "MONO_IN" is selected at the DSP_IN selection, the channel matrix mode of the corresponding output channel(s) must be set to "sound A".

4.4.13. Beeper

A squarewave beeper can be added to the loudspeaker channel. The addition point is just before volume adjustment.

4.4.14. Automatic Volume Correction (AVC)

Different sound sources fairly often do not have the same volume level. Advertisement during movies, as well, usually has a different (higher) volume level than the movie itself. The Automatic Volume Correction (AVC) solves this problem and equalizes the volume levels.

The absolute value of the incoming signal is fed into a filter with 16 ms attack time and selectable decay time. The decay time must be adjusted as shown in the table above. This attack/decay filter block works similar to a peak hold function. The volume correction value with its quasi continuous step width is calculated using the attack/decay filter output.

The Automatic Volume Correction works with an internal reference level of –18 dBFS. This means, input signals with a volume level of –18 dBFS will not be affected by the AVC. If the input signals vary in a range of –24 dB to 0 dB, the AVC compensates this.

Example: A static input signal of 1 kHz on Scart has an output level as shown in the table below.

To reset the internal variables, the AVC should be switched off and on during any channel or source change. For standard applications, the recommended decay time is 4 sec.

Note: AVC should not be used in any Dolby Prologic mode, except PANORAMA, where no other than the loudspeaker output is active.

4.5. DSP Read Registers: Functions and Values

All readable registers are 16-bit wide. Transmissions via I 2C bus have to take place in 16-bit words. Single data entries are 8 bit. Some of the defined 16-bit words are divided into low and high byte, thus holding two different control entities.

These registers are not writeable.

4.5.1. Quasi-Peak Detector

The quasi peak readout register can be used to read out the quasi peak level of any input source, in order to adjust all inputs to the same normal listening level. The refresh rate is 32 kHz. The feature is based on a filter time constant:

attack-time: 1.3 ms decay-time: 37 ms

4.5.2. BSP Hardware Version Code

A change in the hardware version code defines hardware optimizations that may have influence on the chip's behavior. The readout of this register is identical to the hardware version code in the chip's imprint.

4.5.3. BSP Major Revision Code

4.5.4. BSP Product Code

4.5.5. BSP ROM Version Code

A change in the ROM version code defines internal software optimizations, that may have influence on the chip's behavior, e.g. new features may have been included. While a software change is intended to create no compatibility problems, customers that want to use the new functions can identify new BSP 3505D versions according to this number.

5. Specifications

5.1. Outline Dimensions

SPGS7004-3/5E

Fig. 5–1: 68-Pin Plastic Leaded Chip Carrier Package **(PLCC68)** Weight approximately 4.8 g Dimensions in mm

Fig. 5–2: 64-Pin Plastic Shrink Dual Inline Package **(PSDIP64)** Weight approximately 9.0 g Dimensions in mm

 $23 \times 0.8 = 18.4$

Fig. 5 SPGS0025-1/1E **–4:** 80-Pin Plastic Quad Flat Package **(PQFP80)** Weight approximately 1.6 g Dimensions in mm

Fig. 5–5: 44-Pin Plastic Quad Flat Package **(PQFP44)** Weight approx. 0.4 g Dimensions in mm

SPGS0006-1/1E

5.2. Pin Connections and Short Descriptions

NC = not connected; leave vacant LV = if not used, leave vacant DVSS: if not used, connect to DVSS X = obligatory; connect as described in circuit diagram AHVSS: connect to AHVSS

5.3. Pin Configurations

Fig. 5–6: 68-pin PLCC package

Fig. 5–7: 64-pin PSDIP package

Fig. 5–9: 80-pin PQFP package

Fig. 5–10: 44-pin PQFP package

5.4. Pin Circuits (pin numbers refer to PLCC68 package)

Fig. 5–11: Input/Output Pins 8 and 9 (I^2C_DA, I^2C_CL)

Fig. 5–12: Input Pins 11, 12, and 61 (STANDBYQ, ADR_SEL, RESETQ)

Fig. 5–13: Output Pins 13, and 14

Fig. 5–17: Input Pins 30, 31, 33, and 34 (SC1–2_IN_L/R)

Fig. 5–18: Pin 42 (AGNDC)

(D_CTR_OUT0/1)

Fig. 5–19: Capacitor Pin 44 (CAPL_M)

P $\frac{1}{\frac{1}{3-30 \text{ pF}}}$ 500 k N $\left\Vert \cdot\cdot\right\Vert$ 3–30 pF

Fig. 5–14: Input/Output Pins 20 and 21 (XTALIN/OUT)

Fig. 5–15: Pin 29 (VREFTOP)

Fig. 5–16: Input Pin 28 (MONO_IN)

Fig. 5–20: Output Pins 47, 48 (SC1_OUT_L/R)

Fig. 5–21: Output Pins 56, 57 (DACM_L/R)

5.5. Electrical Characteristics

5.5.1. Absolute Maximum Ratings

¹⁾ For PQFP44 package, max. ambient operating temperature is 65 °C.

2) positive value means current flowing into the circuit

 $3)$ "n" means "1" or "2", "s" means "L" or "R"

⁴⁾ The Analog Outputs are short circuit proof with respect to First Supply Voltage and Ground.

5) Total chip power dissipation must not exceed absolute maximum rating.

Stresses beyond those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions/Characteristics" of this specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

5.5.2. Recommended Operating Conditions

at $T_A = 0$ to 70 °C (65 °C for PQFP44)

5.5.3. Characteristics

at T_A = 0 to 70 °C (65 °C for PQFP44), f_{CLOCK} = 18.432 MHz, $\rm V_{SUP1}$ = 7.6 to 8.4 V, $\rm V_{SUP2}$ = 4.75 to 5.25 V for min./max. values at T_A = 60 °C, f_{CLOCK} = 18.432 MHz, V_{SUP1} = 8 V, V_{SUP2} = 5 V for typical values, T_J = Junction Temperature MAIN (M) = Loudspeaker Channel, AUX (A) = Headphone Channel

BSP 3505D PRELIMINARY DATA SHEET

6. Application Circuit

Note: Pin numbers refer to the PLCC68 package, numbers in brackets refer to the PSDIP64 package.

Application Note:

All ground pins should be connected to one low-resistive ground plane.

All supply pins should be connected separately with short and low-resistive lines to the power supply.

Decoupling capacitors from DVSUP to DVSS, AVSUP to AVSS, and AHVSUP to AHVSS are recommended as close as possible to these pins. Decoupling of DVSUP and DVSS is most important. We recommend using more than one capacitor. By choosing different values, the frequency range of active decoupling can be extended. In our application boards we use: 220 pF, 470 pF, 1.5 nF, and 10 μ F. The capacitor with lowest value should be placed nearest to the DVSUP and DVSS pins.

The ASG1 pin should be connected as closely as possible to the MSP to ground. If it is lead with the SC1 inputlines as shielding line, it should NOT be conneted to ground at the SCART connector.

7. Appendix A: BSP 3505D Version History

A2

First hardware release BSP 3505D

8. Data Sheet History

1. Preliminary Data Sheet: "BSP 3505D Baseband Sound Processor", Oct. 21, 1998, 6251-481-1PD. First release of the preliminary data sheet.

Micronas GmbH Hans-Bunte-Strasse 19 D-79108 Freiburg (Germany) P.O. Box 840 D-79008 Freiburg (Germany) Tel. +49-761-517-0 Fax +49-761-517-2174 E-mail: docservice@micronas.com Internet: www.micronas.com

Printed in Germany Order No. 6251-481-1PD

All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be construed as to create any liability. Any new issue of this data sheet invalidates previous issues. Product availability and delivery are exclusively subject to our respective order confirmation form; the same applies to orders based on development samples delivered. By this publication, Micronas GmbH does not assume responsibility for patent infringements or other rights of third parties which may result from its use.

Further, Micronas GmbH reserves the right to revise this publication and to make changes to its content, at any time, without obligation to notify any person or entity of such revisions or changes.

No part of this publication may be reproduced, photocopied, stored on a retrieval system, or transmitted without the express written consent of Micronas GmbH.