

CD4073B, CD4081B, CD4082B Types

CMOS AND Gates

High-Voltage Types (20-Volt Rating)


CD4073B Triple 3-Input AND Gate CD4081B Quad 2-Input AND Gate CD4082B Dual 4-Input AND Gate


■ CD4073B, CD4081B and CD-4082B AND gates provide the system designer with direct implementation of the AND function and supplement the existing family of CMOS gates.

The CD4073B, CD4081B and CD4082B types are supplied in 14-lead dual-inline ceramic packages (D and F auffixer), 14-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

Features:

- Medium-Speed Operation -- tp_{LH}, tp_{HL} = 60 ns (typ.) at V_{DD} = 10 V
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) =
 - 1 V at V_{DD} = 5 V
 - 2 V at V_{DD} = 10 V
 - 2.5 V at V_{DD} = 15 V
- Standardized, symmetrical output
 - characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative
 - Standard No. 13B, "Standard Specifications for Discription of 'B' Series CMOS Devices"





MAXIMUM RATINGS, Absolute-Maximum Values:

	LY-VOLTAGE HANGE, (VDD)	DC SUPPLY-VOL
0.5V to +20V	s referenced to Vss Terminal)	Voltages referer
-0.5V to Vpp +0.5V	s referenced to V _{SS} Terminal)	INPUT VOLTAGE
±10mA	CURRENT, ANY ONE INPUT	DC INPUT CURRE
	DISSIPATION PER PACKAGE (PD):	POWER DISSIPA
	= -55°C to +100°C	For TA = -55°C
Derate Linearity at 12mW/ ^O C to 200mW	= +100%C to +125%C	For $T_A = +1009$
	ISSIPATION PER OUTPUT TRANSISTOR	DEVICE DISSIPAT
bes)	- FULL PACKAGE TEMPERATURE RANGE (All Package Ty	FOR TA = FULL
	NG-TEMPERATURE RANGE (TA)	
65°C to +150°C	E TEMPERATURE RANGE (Tsto)	STORAGE TEMPE
	MPERATURE (DURING SOLDERING):	
_		

At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max+265°C


RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

	LIN		
CHARACTERISTIC	MIN.	MAX.	UNITS
Supply-Voltage Range For TA = Full Package Temperature Range)	3	18	v

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A=25°C, Input t_r,t_f=20 ns, and C_L=50 pF, R_L=200 k Ω

CHARACTERISTIC	TEST COND	ITIONS	ALL T LIN	UNITS	
		V _{DD} Volts	TYP.	MAX.	UNITS
Propagation Delay Time,	100 Mar 199 Mar 199 Mar 199 Mar	5	125	250	
		10	60	120	ns
tPHL, tPLH		15	45	90	
Transition Time,		5	100	200	
		10	50	100	ns
THL TLH		15	40	80	1
Input Capacitance, C _{IN}	Any Input	-	5	7.5	pF



STATIC ELECTRICAL CHARACTERISTICS

CHARACTER	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)							
ISTIC	Vo	VIN	VDD	55	-40	+85	+125	Min.	+25 Typ.	Max.	UNIT
<u> </u>	(V)	(V)	(V) 5	0.25	0.25	7.5		tvint,			
Quiescent Device Current,	1	0,5	10				7.5		0.01	0.25	
IDD Max.		0,10	15	0.5	0.5	15	15	-	0.01	0.5	μA
		0,15	20	1.	1	30	30		0,01	1	
		0,20		5	5	150	150	-	0.02	. 5	,
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1		1
(Sink) Current	0,5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6		
10L	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8		
Output High	4.6	0,5	5	-0.64		-0.42	-0.36	-0.51	-1	-	mA
(Source)	2.5	0,5	· 5	2	-1.8	-1.3	1.15	-1.6	-3.2	-	
Current, IOH Min.	9.5	0,10	10	- 1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-	
	13.5	0,15	15	-4.2	-4	-2.8	2.4	-3.4	6.8	-	
Output Voltage:		0,5	-5		0	.05			0	0.05	
Low-Level,		0,10	10	0.05 0 0.				0.05	-		
VOL Max	199 - 56	0,15	15		0	.05		-	0	0.05	- v
Dutput Voltäge:		0,5	5		4	.95		4.95	5		- • V -
High-Level,		0,10	10	9.95			9,95	10	-		
VOH Min.	<u>.</u>	0,15	15		14.95			14.95	15	-	
Input Low Voltage; VIE Max. Input High Voltage, VIH Min.	0.5	_	5	1.5			_	-	1.5		
	1	·	10	3 – –				_	3		
	1.5	-	15	4 3.5			-	—	4		
	0.5,4.5		5				3.5	—	—	V	
	1;9	-	10	7			7	_	_		
	1.5,13.5		15		1	1		11	—	_	
Input Current IIN Max.		0,18	. 18	±0.1	±0.1	±1	±1	_	±10 ⁻⁵	±0.1	μA




Fig. 2 - Logic diagram for CD4081B (1 of 4 identical gates).





Fig. 3 - Typical voltage transfer characteristics.



3

COMMERCIAL CMOS HIGH VOLTAGE ICS





Fig. 5 - Typical output low (sink) current characteristics.



current characteristics.







Fig. 7 - Schematic diagram for CD4082B (1 of 2 identical gates).

















CD4073B, CD4081B, CD4082B Types



3

CD40738

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated