TDA2002 • TDA2002A

8 WATT AUDIO POWER AMPLIFIERS

FAIRCHILD LINEAR INTEGRATED CIRCUITS

GENERAL DESCRIPTION — The TDA2002 and TDA2002A are monolithic integrated circuits designed for class B audio power amplifier applications using low impedance loads (down to 1.6 Ω). They are constructed using the Fairchild Planar* epitaxial process. The devices typically provide 8 W at 14.4 V, 2 Ω and 6.5 W at 16 V, 4 Ω .


The TDA2002 and TDA2002A are provided in a 5-pin power package, with two pin configurations (H and V) for ease in mounting either horizontally or vertically in the PC board.

The TDA2002A is the same electrically as the TDA2002 except it does not include the overvoltage (Load dump) protection circuit.

- THERMAL SHUT DOWN
- SHORT CIRCUIT PROTECTION (AC)
- OVERVOLTAGE PROTECTION (TDA2002)
- LOW EXTERNAL COMPONENTS
- HIGH CURRENT CAPABILITY (3.5 A)
- MINIMUM SPACE REQUIREMENT
- WIDE SUPPLY VOLTAGE RANGE (8 V to 18 V)

ABSOLUTE MAXIMUM RATINGS

	TDA2002	TDA2002A
Peak Supply Voltage (50 ms)	40 V	***
Supply Voltage	28 V	28 V
Operating Supply Voltage	18 V	18 V
Output Current (Repetitive)	3.5 A	3.5 A
Output Current (Non-Repetitive)	4.5 A	4.5 A
Power Dissipation: at $T_C = 90^{\circ}C$	15 W	15 W
Storage Temperature	-40 to 150° C	-40 to 150° C
Pin Temperature (Soldering, 10 s)	260°C	260°C




Planar is a patented Fairchild Process.

THERMAL DATA

 θ JC Thermal resistance junction to case (max) 4° C/W


FAIRCHILD • TDA2002 • TDA2002A



FAIRCHILD • TDA2002 • TDA2002A

CHARACTERISTICS TEST CONDITIONS		MIN	TYP	MAX	UNITS
Quiescent Output Voltage		6.4	7.2	8.0	V
(Pin 4)					
Quiescent Drain Current			45	80	mA
(Pin 5)					
Power Output	THD = 10% A _V = 100 f = 1 kHz				
	$V+ = 16 V R_L = 4 \Omega$		6.5		w
	$V + = 16 V R_L = 2 \Omega$		10		l w
	$V + = 14.4 \ V \ R_{L} = 4 \Omega$	4.8	5.2		w
	$V + = 14.4 V R_{L} = 2 \Omega$	7	8		w
Input Saturation Voltage		600			mV
(rms)			ĺ		
Input Sensitivity	A _V = 100 f = 1 kHz				
	P _{OUT} = .5 W R _L = 4Ω		15		mV
	POUT = .5 W RL = 2Ω		11		mV
	POUT =5.2 W R _L = 4Ω		55		mV
	P _{OUT} = 8 W R _L ≈ 2 Ω		50		mV
Frequency Response	$R_L = 4\Omega$ $C_{FB} = 39 \text{ nF}$ $R_{FB} = 39 \Omega$		40		Hz
(—3 dB)	See Figs 15, 19		15000		
Total Harmonic Distortion	A _V = 100 f = 1 kHz	 			
	P _{OUT} = 0.05-3.5 W		0.2		%
	$(R_{\perp} = 4\Omega)$	j			
	$P_{OUT} = 0.05-5 W$		0.2		%
	(R _L = 2Ω)	ļ.			
Input Resistance (Pin 1)	f = 1 kHz	70	150		kΩ
Voltage Gain					
(open loop)	$f = 1 \text{ kHz R}_{L} = 4 \Omega$		80		dB
(closed loop)		39.5	40	40.5	dB
nput Noise Voltage	BW $(-3dB) = 40-15000 \text{ Hz}$		4		μ V
	Note 1				
nput Noise Current			60		рА
Efficiency	A _V = 100 f = 1 kHz				
	P _{OUT} = 5.2 W R _L = 4Ω		68		%
	POUT = 8 W R _L = 4 Ω		58	İ	%
Supply Voltage Rejection Ratio	AV = 100 R _L = 4Ω				
	R _g = 10 kΩ				
	f _{ripple} = 100 Hz	30	35		dB
	Vripple = 0.5 V	1 1			

Note 1: Bandwidth (-3 dB) of test equipment = 10-25000 Hz



4-264

Be sure to visit ChipDocs site for more information http://www.chipdocs.com

TYPICAL PERFORMANCE CURVES (Cont'd) POWER DISSIPATION AND POWER DISSIPATION AND **EFFICIENCY AS A FUNCTION EFFICIENCY AS A FUNCTION** SUPPLY VOLTAGE REJECTION AS OF OUTPUT POWER (R_L = 4 Ω) OF OUTPUT POWER (R_L = 2Ω) A FUNCTION OF FREQUENCY SUPPLY VOLTAGE REJECTION FREQUENCY - Hz OUTPUT POWER - W OUTPUT POWER -- W Fig. 10 Fig. 11 Fig. 12 MAXIMUM POWER DISSIPATION MAXIMUM ALLOWABLE POWER AS A FUNCTION OF SUPPLY **DISSIPATION AS A FUNCTION** CAPACITOR (CFB) AS A FUNCTION **VOLTAGE (SINE WAVE OPERATION)** OF AMBIENT TEMPERATURE OF GAIN (VARIOUS BANDWIDTHS) MAXIMUM POWER DISSIPATION SUPPLY VOLTAGE - V AMBIENT TEMPERATURE - °C VOLTAGE GAIN -(R1) Fig. 13 Fig. 14 Fig. 15 **OUTPUT POWER AND DRAIN OUTPUT POWER AND DRAIN CURRENT AS A FUNCTION OF OPEN LOOP VOLTAGE GAIN CURRENT AS A FUNCTION OF** CASE TEMPERATURE ($R_L = 4 \Omega$) CASE TEMPERATURE (R_L = 2 Ω) AS A FUNCTION OF FREQUENCY DRAIN CURRENT - A OUTPUT POWER - W - A OUTPUT POWER VOLTAGE OPEN LOOP CASE TEMPERATURE - °C FREQUENCY - Hz CASE TEMPERATURE - °C Fig. 16 Fig. 17 Fig. 18

FAIRCHILD • IDA2002 • IDA2002A

DESIGN CONSIDERATIONS

The board layout of the TDA2002 and TDA2002A is critical to assure good stability. The layout shown in Figure 20 is recommended. If a different layout is used, it is important that the ground points of inputs 1 and 2 be well decoupled from the ground of the output. Pin lengths should be as short as possible.

The component values shown on the applications schematics are recommended. However, other values may be used, and Table 1 is intended to serve as a guide for the designer on the effect of changing component values.

No electrical insulation is needed between the package tab and the heat sink, if the heat sink is electrically isolated or is at ground potential.

Component	Recommended value	Purpose	Larger than recommended value	Smaller than recommended value
C1	10 μF	Input DC decoupling		Noise at switch-on, switch-off
C2	470 μF	Ripple rejection		Degradation of PSRR
C3	0.1 μF	Supply bypassing		Danger of oscillation
C4	1000 μF	Output coupl- ing to load		Higher low frequen- cy cutoff
C5	0.1 μF	Frequency stability		Danger of oscilla- ion at high fre- quencies with in- ductive loads
CFB	≃ <u>1</u> 2πΒR1	Upper frequen- cy cutoff	Lower bandwidth	Larger bandwidth
R1	(A _V - 1) · R2	Closed loop gain determi- nation		Increase of drain current
R2	2.2 Ω	Closed loop gain and PSRR determination	Degradation of PSRR	
R3	1 Ω	Frequency stability	Danger of oscilla- tion at high fre- quencies with in- ductive loads	
R _{FB}	≅ 20 R2	Upper frequen- cy cutoff	Poor high frequen- cy attenuation	Danger of oscilla- tion

TABLE 1

APPLICATIONS INFORMATION:

Several typical applications of the TDA2002 and TDA2002A are shown in this section, together with printed circuit board layouts.

Figures 19 and 20 show a typical circuit with CFB, RFB shown dashed. CFB and RFB may be used to adjust the bandwidth after the gain has been set by the ratio R1/R2. (See Figure 15).

Figures 23 and 24 show a typical 15 watt bridge circuit utilizing two devices. A potentiometer (P1) is included to balance the offset voltages between the two devices.

TYPICAL APPLICATION CIRCUIT




Fig. 19

P.C. BOARD AND COMPONENT LAYOUT FOR THE CIRCUIT OF FIG. 19 (1:1 SCALE)




Fig. 20

LOW COST APPLICATION CIRCUIT




Fig. 21

P.C. BOARD AND COMPONENT LAYOUT FOR THE CIRCUIT OF FIG. 21 (1:1 SCALE)




Fig. 22

15 WATT BRIDGE CIRCUIT




Fig. 23

P.C. BOARD AND COMPONENT LAYOUT FOR THE CIRCUIT OF FIG. 23 (1:1 SCALE)




Fig. 24

THERMAL SHUTDOWN

Both the TDA2002 and TDA2002A have been designed with a thermal shutdown feature. Typical curves of output power and supply current as a function of case temperature are shown in Figures 17 and 18. The thermal overload circuit reduces the drive to the output stage when the junction temperature exceeds the design threshold. The result is a reduced supply current and power output consistent with maintaining the junction temperature at the design limit.

The thermal overload feature offers several important advantages to the circuit designer:

- 1. The device can withstand excessive ambient temperatures (below 150° C) and temporary or permanent overloads on the output.
- 2. The safety margin on the heat sink design may be reduced because the device will not be damaged by excessive junction temperature (below 150° C). The only result of this increased junction temperature will be a reduction in output power and supply current.

OVERVOLTAGE (LOAD DUMP) PROTECTION

The TDA2002 has been designed with a built-in circuit which enables this device to withstand a series of voltage spikes (see Figure 25). The load dump feature starts at about 18 V, so the operating voltage must not exceed 18 V.

This feature is particularly important in automobile applications, and the pulse train shown in Figure 25 is intended to simulate the voltage spikes which often occur on the supply line in automotive applications.

If the supply voltage peaks exceed 40 V, then an LC network must be inserted between the supply and Pin 5 to assure that the pulses at Pin 5 will not exceed the limits shown in Figure 25. A typical LC network is shown in Figure 26. With this network a train of pulses up to 120 V and 2 ms wide can be applied from the supply line.

