



# Electronic Volume Control for Car Stereo Systems



#### Overview

The LC75373E is an electronic volume control that can implement volume, balance, fader, bass/treble + super bass, loudness, input switching, and input/output level control functions with a minimal number of external components.

#### **Functions**

- Volume: Provides 81 positions, from 0 dB to -79 dB (in 1-dB steps) and -∞. A balance function can be implemented by controlling the left and right channels independently.
- Fader: This function can attenuate either the rear or the front outputs over 16 positions. (From 0 to -20 dB in 2-dB steps, from -20 to -25 dB in one 5-dB steps, from -25 to -45 dB in 10-dB steps, -60 dB, and -∞.)
- Bass/treble: Forms an NF-type tone control circuit with the addition of external capacitors. The base and treble controls each have 15 positions.
- Input gain: The input signal can be amplified from 0 dB to +18.75 dB in 1.25 dB steps.
- Output gain: One of two output of 0 dB and + 6.5 dB can be selected for fader output.
- Input switch: The signal can be selected from one of four inputs for each of the left and right channels.
- Super bass: The position of super bass can be controlled in 11 steps.

#### **Features**

- On-chip buffer amplifiers for a minimum of external components.
- Built-in reference voltage generation circuit
- Serial data input: Supports CCB format communication with the system controller.

## **Specifications**


Absolute Maximum Ratings at  $Ta = 25^{\circ}C$ ,  $V_{SS} = 0$  V

#### Symbol Parameter Conditions Unit Ratings Maximum supply voltage $V_{DD}$ max $V_{DD}$ V Maximum input voltage $V_{\text{IN}}$ max CL, DI, CE $V_{SS} - 0.3$ to $V_{DD} + 0.3$ ٧ Operating temperature Topr -40 to +85 °C -50 to +125 °C Storage temperature Tstg

### Package Dimensions

unit: mm

#### 3148-QFP44MA



- CCB is a trademark of SANYO ELECTRIC CO., LTD.
- CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.

#### LC75373E

# Allowable Operating Ranges at $Ta=25^{\circ}C,\,V_{SS}$ = 0 V


Parameter	Symbol	Conditions		min	typ	max	Unit
Supply voltage	$V_{DD}$	V <sub>DD</sub>		6.0	di s	10.5	V
Input high-level voltage	V <sub>IH</sub>	CL, DI, CE		4.0	I make	$V_{DD}$	V
Input low-level voltage	V <sub>IL</sub>	CL, DI, CE		V <sub>SS</sub>		1.0	V
Input voltage amplitude	V <sub>IN</sub>	CL, DI, CE, LVRIN, RVRIN, L1 to L4, R1 to R4 LFIN, RFIN, LSIN, RSIN		Vss		V <sub>D</sub> D	Vp-p
Input pulse width	t <sub>øW</sub>	CL		//1		1	μs
Setup time	tsetup	CL, DI, CE		1/1			μs
Hold time	thold	CL, DI, CE	di d	1 %	4		μs
Operating frequency	fopg	CL	J. J.		S. 10 S	500	kHz

# Electrical Characteristics at $Ta=25^{\circ}C,\,V_{DD}=8~V,\,V_{SS}=0~V$

D	0	0	min			1.1:4	
Parameter	Symbol	Conditions	min.	typ	max	Unit	
[Input Block]	0:			P 240 75		ID.	
Maximum input gain	Gin max			418.75		dB	
Step resolution	Gstep			+1.25		dB	
[Output Block]	I -		A A				
Maximum output gain	Gout max		11	+6.5		dB	
	[Volume Control Block]						
Step resolution	ATstep	44 34 4	<i>A</i>	1		dB	
Step error	ATerr	step = 0 to -20 dB step = -20 to -50 dB	−1 −3	0 0	+1 +3	dB dB	
[Fader Volume Block]							
		step =0 to -20 dB		2			
Step resolution	ATstep	step = +20 to -25 dB		5		dB	
		step = -25 to -45 dB		10			
_		step = 0 to -45 dB	-2	0	+2	dB	
Step error	ATerr	step = -45 to -60 dB	-3	0	+3	dB	
Output load resistance	R <sub>L</sub>		10			kΩ	
[Bass/Treble Control Block]	200						
Bass control range	Gbass	Max boost/cut	±9	±10.5	±12	dB	
Treble control range	Gtre	Max boost/cut	±8	±10.5	±13	dB	
[Super Bass Block 1 (Type GEQ)]	77 4	<u> </u>					
Control range	Crange	Max boost		+17		dB	
Step resolution	ATstep.			+1.7		dB	
[Super Bass Block 2 (Type T)]		<b>*</b>					
Control range	Crange	Max. boost		+20		dB	
Step resolution	ATstep			+2.0		dB	
[Overall Characteristics]	4				,		
Total harmonic distortion	THD	Viv = 1 Vrms, f = 1 kHz, all settings flat overall		0.003	0.01	%	
		V <sub>IN</sub> = 1 Vrms, f = 1 kHz, all settings flat overall,		06 -		15	
Crosstalk	СТ	$Rg = 1 k\Omega$		80.5		dB	
Output at maximum attenuation	V <sub>O</sub> main.	V <sub>IN</sub> = 1 Vrms, f = 1 kHz, main volume at -∞		-80		dB	
	W <sub>N</sub> a	All settings flat overall (IHF-A), Rg = 1 $k\Omega$		8		μV	
Output noise voltage	√ V <sub>N</sub> 2	All settings flat overall (DIN-AUDIO), Rg = 1 k $\Omega$		10		μV	
Input high-level current	// I <sub>IH</sub>	CL, DI, CE: V <sub>IN</sub> = 8 V			10	μA	
Input low-level current	/ IIL	CL, DI, CE: V <sub>IN</sub> = 0 V	-10			μA	


Note: Values in parenthesis are targets and will be fixed after evaluation.

#### **Equivalent Circuit Block Diagram**




#### **Sample Application Circuit**


1. When super bass circuit 1 (Type GEQ) is used



#### 2. When super bass circuit 2 (Type T) is used



#### **Pin Assignment**



#### LC75373E

#### **Pin Functions**

Pin No.	Symbol	Function	Note
19	Vref	1/2 V <sub>DD</sub> voltage generation block. A capacitor must be connected between Vref and V <sub>SS</sub> to suppress power supply ripple.	
20 21 14 13	LROUT LFOUT RROUT RFOUT	Fader outputs. The front and rear systems can be attenuated independently.	
22 12	LFIN RFIN	Fader inputs     Must be driven from low-impedance circuits.	
28 6	LTOUT RTOUT	Tone control outputs	
31 30 29 3 4 5	LT1 LT2 LT3 RT1 RT2 RT3 december 1	Connections for the bass and treble compensation capacitors for the tone control circuit.  Connect high-band compensation capacitors between T1 and T2.  Connect low-band compensation capacitors between T2 and T3.	
26 25 24 8	LS1 LS2 LS3 RS1 RS2 RS3	Super base compensation capacitors      4-dB volume control inputs	
1	RVRIN	These inputs must be driven from low-impedance circuits.	


Continued on next page.

#### LC75373E


#### Continued from preceding page.

Pin No.	Symbol	Function	Note	
34 44	LSELO RSELO	Outputs from the input selector   Market Marke		
38 37 36 35	L1 L2 L3 L4			
40	L4 R1	Signal inputs		
41	R2			
42	R3			
43	R4			
39	V <sub>DD</sub>	Power supply connection	11	
15	V <sub>SS</sub>	Ground		
18	CE	Chip enable. Data is latched internally at the point this pin goes from high to low. The analog switches operate at that point. Data transfer is enabled when this pin is high.		
16	CL			
17	DI	Inputs for the serial data and clock used for LSt control.		
32	LCOM			
2	RCOM	1-dB block common outputs		
27	LSIN	Super bass inputs		
7	RSIN	These inputs must be driven by low imperdance circuits.		
11 23	RSOUT LSOUT	Super bass outputs		


#### **Input Block Equivalent Circuit**




#### **Main Volume Control Equivalent Circuit**



#### **Tone Control Block Equivalent Circuit**



#### **Super Bass Block Equivalent Circuit**



Note: Concerning super bass switching control

• If the Q for super bass 1 (Type GEQ) is to be set to a relatively large value

SW1..... ...on (Note that this switch should be set to the off position only if STEP 0 data was sent.)

SW3.....

...off


SW1. ...off .....off&

SW3.....on SW4.....on

#### **Super Bass Block Circuit 1 External Capacitor Calculation Example**

The LC75373E external capacitors function as the structural elements for simulated inductances. This section presents the equivalent circuits and the formulas used to calculate the desired center frequencies.

Simulated Inductance Equivalent Circuit



Sample Calculations

Specifications: Center frequency: F0 = 100 Hz

Q at maximum boost: Qmax = 1.05

① Determine the sharpness Q0 of the simulated inductance itself.

$$Q0 = \frac{(RT2 + Rfeed)}{RT2} * Qmax \approx 2.6481$$

②Determine C1.


C1 = 
$$\frac{1}{2*\pi*F0*RT2*Q0} \approx 0.60 \text{ (µF)}$$

3 Determine C2

$$C2 = \frac{Q0}{2*\pi*F0*RT3} \approx 0.014 \text{ (MF)}$$

\*: See the super bass block equivalent circuit diagram for the values of the internal resistors.


#### **Fader Volume Control Block Equivalent Circuit**



When data indicating an gain of — is sent to the main volume control 1-dB step function, S1 and S2 open, and S3 and S4 go on at the same time.

#### **Control System Timing and Data Format**


The LC75373E is controlled by applying serial data in the stipulated format to the CE, CL, and DI pins. The data consists of 52 bits, of which 8 bits are the chip address and 44 bits are the data.





Note: 1. The bits D36 to D43 are LSI test bits and must be set to 0.


If the Q for super bass 1 is to be set to a relatively large value If the Q for super bass 2 can be set to a relatively small value without problem

<sup>2.</sup> Concerning super bass switching











THD-Frequency characteristics



#### **Usage Notes**

- 1. The states of the internal analog switches are undefined when power is first applied. Use an external muting circuit or other technique to mute the outputs until correct control data has been set up in the LC75373E.
- 2. Either cover the lines connected to the CL, DI, and CE pins with the ground pattern or use shielded cable for those lines to prevent the high-frequency digital signals on those lines from entering the analog system.



This catalog provides information as of February, 1998. Specifications and information herein are subject to change without notice.

■ Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied

regarding its use or any infringements of intellectual property rights or other rights of third parties.

① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all

Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees

damages, cost and expenses associated with such use:

jointly or severally.

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.